Abstract-A function is reversible if each input vector produces a unique output vector. Reversible functions find applications in low power design, quantum computing, and nanotechnology. Logic synthesis for reversible circuits differs substantially from traditional logic synthesis. In this paper, we present the first practical synthesis algorithm and tool for reversible functions with a large number of inputs. It uses positive-polarity Reed-Muller decomposition at each stage to synthesize the function as a network of Toffoli gates. The heuristic uses a priority queue based search tree and explores candidate factors at each stage in order of attractiveness. The algorithm produces near-optimal results for the examples discussed in the literature. The key contribution of the work is that the heuristic finds very good solutions for reversible functions with a large number of inputs.
I. INTRODUCTION
Reversible functions have a unique mapping between input vectors and output vectors and are applicable to quantum computing [1] , nanotechnology [2] , and low power design [3] . Unfortunately, their synthesis eludes traditional methods of logic design. The optimal exhaustive algorithm [4] is too slow. Several different heuristics have been presented in [5] - [7] . Unfortunately, these heuristics do not scale well and require extensive use of template matching. Our algorithm uses an XOR sum of products expression of the output function to synthesize the circuit. Use of such a Reed-Muller expansion of the function was also suggested in [8] . However, their method fails to take advantage of shared functionality among multioutput functions. Our algorithm has several key characteristics. Firstly, it minimizes the number of gates as the primary objective and the size of the gates as the secondary objective. Secondly, it is near-optimal for all 40,320 reversible functions of three variables, and is applicable to functions with a large number of inputs. Thirdly, it does not use the variables and their complements at each stage of the circuit, thus reducing circuit size. Lastly, it does not require output permutation or extra garbage lines (such lines are required to equalize the number of inputs and outputs). 
II. BACKGROUND
newnode.depth()
. The first term gives preference to nodes of larger depth as all things being equal they are more likely to be close to the solution. The second term addresses the primary objective of minimizing the number of gates. The average number of terms eliminated per stage is used to measure a node's effectiveness. The third term addresses the secondary objective of minimizing the size of individual gates. The weights i , q , and t add up to 1 and typical values were 0.2, 0.7, and 0.1, respectively. The algorithm continues in this manner until the time limit or the search tree is exhausted. Fig. 2 shows the search tree when the function to be synthesized is 1,0,7,2,3,4,5,6¡ , i.e., input vector 0 should map to output vector 1, input vector 1 to output vector 0, and so on. Table I depicts synthesis methodology. As can be seen, our tool produces a lower average gate count than Miller's heuristic [5] and does not produce any circuits containing¨q or¨¨Toffoli gates. Furthermore, our results compare very favorably to the optimal implementations found using depth-first search with iterative deepening (this is an exhaustive approach). Note that Miller's heuristic uses swap gates in addition to Toffoli gates, and is hence able to do better than the optimal method (which only uses Toffoli gates) for small gate counts. Thus, if our and the optimal methodologies are extended to handle swap gates in addition to Toffoli gates, their average gate counts would be even better than Miller's heuristic. We now provide results for several examples from the literature. Unless otherwise stated, our results are equal in the number of gates to the best published solution and were synthesized in less than 0.1 seconds. The following examples are from [5] and [9] . (a,b) TOF3(b,a,c) . The heuristic in [5] initially synthesized a circuit with seven gates for this specification which was improved to three gates using bidirectional synthesis. TOF4(c,b,a,d) TOF3(b,a,c)  TOF2(a,b) TOF1(a) .
IV. EXPERIMENTAL RESULTS
The above examples show that our algorithm matches the best results presented in the literature for specifications with a small number of variables. Due to the inability of previous algorithms to deal with specifications with a large number of variables, such examples do not exist in the literature. However, the main advantage of our algorithm is that it can easily tackle larger functions because of its ability to backtrack quickly once a path through the search tree has become inefficient. We next consider larger benchmarks. Adder: This reversible full-adder generates sum, carry, and propagate signals, and requires one garbage output and one corresponding input for a total of four inputs and four outputs. Specification:
(propagate bit), and
rd53: Benchmark rd53 is from the MCNC [10] benchmark suite and we used the same reversible specification as in [5] . Toffoli network produced:
Shifter: This function has two control bits and ten input bits. It does a wraparound shift of zero, one, two, or three positions on the input depending on the control bits. Toffoli network produced: a 26 gate solution was synthesized in 1.2 seconds.
V. CONCLUSIONS We have presented an algorithm which uses a positive-polarity Reed-Muller decomposition of a reversible function to select successive Toffoli gates. The algorithm searches the tree of possible factors in priority order to try to find the best possible solutions. We applied our algorithm to all 40,320 functions of three variables and obtained near-optimal results. Several examples of functions with a large number of variables were also presented to demonstrate the suitability of the algorithm for synthesizing complex functions. As part of future work, we would like to incorporate Fredkin gates into our algorithm. A Fredkin gate is equivalent to three Toffoli gates. Thus, the use of Fredkin gates could yield a significant improvement in circuit quality. We are also working on ways to efficiently synthesize functions with don't cares by using dynamic assignment instead of pre-assignment of values.
